




Algorithmic Memory – An Order of Magnitude Increase in Next Generation Embedded Memory Performance

Part I: Memory Performance

Part II: Other Benefits and Applications

Sundar Iyer – Co-founder and CEO, Memoir Systems


Problem: Processor-External Memory Performance Gap**



Solution: System On Chip (SoCs)


**Source: Hennessy Patterson, "Computer Architecture," 5th Edition

New Problem: Processor-Embedded Memory Performance Gap





New Performance Gap: Processor/Aggregated Processors Access Embedded Memory At A Rate Faster Than It Can Handle. The Gap is Getting Worse ...

Why is Embedded Memory Slow?




How can we Increase MOPS (Memory Operations Per Second) Without Increasing Memory Clock Speed?

Solution: Algorithmic Memory[®] = Memory Macros + Algorithms



NOTE: First Focus on Increasing True Random Access MOPS


Solution: We Start with Physical Memory ...



Memory Operations Per Second Limited By Clock Speed

Solution: ... Transform To Algorithmic Memory

Algorithmic Memory = Generated from Existing Physical Memory




Using Existing Physical Memory to Build any Multiport Functionality

Algorithmic Memory Technology: Explanation for Writes

Algorithmic Memory = Generated from Existing Physical Memory

Any Embedded Physical Memory



(1) Extra Cache Bits:

Sufficient Bits to Hold Burst of Writes in Cache


(3) Correct Load Balancing

Algorithm: Move Data to Different Address During Write Congestion

(4) Correct Garbage Collection

Algorithm : Move Data Back to Original Location


(2) Cache Eviction: Correct Algorithm to Decide When to Evict Data from Cache



One can Mathematically Prove that With the Correct Steps in 1, 2, 3 and 4, all Patterns of Writes Are Covered


Algorithmic Memory Technology: Explanation for Reads

Algorithmic Memory = Generated from Existing Physical Memory




When 1, 2, 3 and 4, are Correctly Implemented All Read Conflicts Can be Resolved

Who Let the Dogs Out? ...



Extend Performance, Power, Area of Physical Memory



Built from Existing Embedded Memory

- Reduces cost, time to market,
- Reduces risk to build physical compilers



Better Performance, Power and Area

- Lowers area, power (medium, large size mem.)
- Increases clock frequency up to 30%

Integrates Seamlessly into ASIC Flows

- Exhaustively formally verified
- Supports standard SRAM interface
- Adds No additional clock cycle latency



Reduces SOC Memory Area




Normalized: Physical 1-Port Memory 1RW = 1 Mb/mm²

- Physical 2-port Memory, 1R1W = 0.6 Mb/mm²

Reduces SOC Memory Power




Algorithmic Memory Usage for Datacom Applications



Algorithmic Memory offers 2400 Million MOPS at 600 MHz Clock Speeds for Next Generation Aggregated 10G/100G Ethernet


Common Applications For Next Generation SoCs



- **Data Comm: Networking/SDN/Storage
Mobile Infrastructure/HPC**
 - Ingress buffers, egress buffers
 - Multicast descriptor lists
 - L2 MAC lookups, HPC lookups
 - Free lists for multicast buffers
 - Data and tag arrays for L2/L3 caches
 - Netflow, counters, state tables, linked lists
 - Route lookup tables
 - ACL tables
- **HD Video, Automotive**
 - Frame Buffers, FIFOs
- **High Performance Processors**
 - Multiprocessor L2/L3 tags/Caches
 - Mobile, Application Processor SoCs
 - DSP load/store units
 - Graphics SIMD Register files
 - Video pixel structures


Tier-1 OEM Vendor Evaluation – PPA Benefits

Large ASIC with Physical Memory




- Area 576 mm²
 - 800 Mb of total memory
 - 165 Memory Instances
 - SRAM, RF, **eDRAM**
- Versatile memories required
 - 4R/1W, 2R1W, 1R2W memories

ASIC with Algorithmic Memory



- Area 441 mm²
 - Area Savings of 135 mm²
 - Decreased die size by 23%
 - 136 Memory Instances Accelerated
- Power Savings > 12W
- 4X MOPS for select memories

Rapid Memory Analysis and Generation



Algorithmic MultiPort (AMP) Memories on IBM

- Login to IBM Customer Connect

- <https://www-03.ibm.com/services/continuity/resilience.nsf/pages/connect>

- Accessing AMP

- Navigate to CU-32HP
- Libraries and Toolkits
- AMP – Algorithmic Multiport

Services Products Support & downloads My IBM

IBM Customer Connect > ASIC Connect >

ASIC Connect Memory Compiler

Cu-32HP - Memory Compiler Main Menu

← ASIC Connect

- IBM Customer Connect
 - Help and support >
 - Access management >
- ASIC Connect**
 - ASIC documentation
 - EDA tool documentation
 - Design services
 - Education
- Design services >
- Foundry Connect >
- Form Management System >
- Material Declaration >
- MD Mfg site status >
- My Information >
- Personalization >
- PowerPC Connect >
- Quality >
- QuickChecks >

Overview

Welcome to the Memory Compiler, an on-line application for requesting views for compilable memories and wrappers for IBM ASIC products.

This updated user interface is oriented around memory functions rather than individual memory types. Given a kind of function, say a 2048x16 one-port memory, the Memory Selection tool will examine possibilities across all memory families within a technology. It will then present a list of potential implementations with area and performance data for selection.

One additional major change is that the interface is oriented around the wrapper rather than the memory itself. This enables a significant reduction in order processing time and data volume

Memory Selection

Select one of the following memory types to configure a wrapper based on type of function with the **ASIC Memory Selection Tool**.


- 1RW-One port read/write static memory
- 1R1W-Two port (one read, one write) static memory
- 2RW-Dual port (two read/write) static memory
- 2R2W-Four port (two read, two write) static memory
- DRAMA-Embedded DRAM
- DRAMF-Embedded DRAM
- DRAMT-Embedded DRAM
- TCAM-Ternary content addressable memory
- ROM-Read only memory
- AMP-Algorithmic Multiport

AMP: Offering On IBM 32nm, 14nm Process

IBM Physical Compilers

Single Port SRAM
Two Port SRAM
Dual Port SRAM
Four Port RF
1 Port eDRAM

**Both SRAM and eDRAM
Multiport Memories are
Available on IBM
Process**



Conclusion

1. Summary of Benefits

- Increases Memory Ports and Clock Performance
- Lowers Area and Power
- Easy Interface, Integration and Implementation
- Creates Versatile Memory Portfolio
- Reduces Cost, Risk and Time to Market

2. Algorithmic Pattern-Aware Memory

- Not all Applications Require Random Access MOPS
- Optimize Memory for Specific Access Patterns
- Sequential, Read-modify-write, Counters, Allocation, Strides ...

Algorithmic Memories are not a panacea, but present a new solution to alleviate the memory performance gap

Questions & Answers