

# Gigabit and Terabit Switching

Gignet '97 — Europe: June 11, 1997.



### Nick McKeown Assistant Professor of Electrical Engineering and Computer Science

nickm@ee.stanford.edu http://ee.stanford.edu/~nickm

# The Architecture of Packet Processors

Generic Packet Processor: (e.g. IP Router, ATM Switch, LAN Switch)









Gigabit and Terabit Switching Page 8 of 32









## **Practical Algorithms**

- 1. *i*SLIP Weight = 1 — Iterative round-robin — Simple to implement
- **2.** *i*LQF Weight = Occupancy
- 3. *i*OCF Weight = Cell Age
- 4. *i*LPF Weight = Backlog

Simple, fast, efficient

Good for non-uniform traffic. Complex! Good for non-uniform traffic. Simple!

Gigabit and Terabit Switching Page 13 of 32



Gigabit and Terabit Switching Page 14 of 32



# **Multicast Traffic**

- **1.** Residue Concentration
- 2. Tetris-based schedulers







**Combined Input- and Output-Queueing:** 



# <section-header><section-header><section-header><text><text><text>

### Matching Output Queueing with Input- and Output- Queueing



**<u>Fact</u>** To match output queueing, with FIFO input queues: k = N

**<u>Fact</u>** To match output queueing, with virtual output queues: k = 2

Gigabit and Terabit Switching Page 24 of 32

### Improving the Performance of IP Routers

### Switched Backplanes

- Input Queueing
  - Theory
  - Unicast
  - Multicast
- Fast Buffering
- Speedup



Gigabit and Terabit Switching Page 25 of 32













# **The Tiny Tera**

http://tiny-tera.stanford.edu/tiny-tera/



32 ports, 16 Gb/s per port. *Input*-queued architecture.
High bandwidth *parallel* datapath.
Efficient unicast *and* multicast.
Four priority levels.
Fixed *and* variable length packets.
Asymmetric high-speed serial links.

# 'The fastest damn switch we can build ... '

Gigabit and Terabit Switching Page 31 of 32

### Gigabit and Terabit Switching

### Switched Backplanes

- Input Queueing
  - Theory
  - Unicast
  - Multicast
- Fast Buffering
- Speedup

### An Example: The Tiny Tera