Large DRAM memory holds the body of FIFOs

1

2

Q

DRAM

b = degree of parallelism

Writing b bytes

Reading  b bytes

1

1

2

2

Packets

Packets

R

R

(ASIC with on chip SRAM)

Q

Q

Scheduler Requests

Small tail SRAM

cache for FIFO heads

32